

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	. I	TLING DATE	FIRST NAMED INVENTOR		ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/792,006		03/03/2004	Chung-Hui Chen	T	TSMC2003-0803(N1280-00040 4259	
54657	7590 .	08/24/2005		EXAMINER		
DUANE MORRIS LLP IP DEPARTMENT (TSMC) 4200 ONE LIBERTY PLACE PHILADELPHIA, PA 19103-7396					COX, CASSANDRA F	
					ART UNIT	PAPER NUMBER
					2816	
					DATE MAILED: 08/24/2003	5

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)						
	10/792,006	CHEN, CHUNG-HUI						
Office Action Summary	Examiner	Art Unit						
	Cassandra Cox	2816						
The MAILING DATE of this communication Period for Reply	n appears on the cover sheet wi	th the correspondence address						
A SHORTENED STATUTORY PERIOD FOR R THE MAILING DATE OF THIS COMMUNICAT! - Extensions of time may be available under the provisions of 37 C after SIX (6) MONTHS from the mailing date of this communicati - If the period for reply specified above is less than thirty (30) days - If NO period for reply is specified above, the maximum statutory - Failure to reply within the set or extended period for reply will, by Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no event, however, may a roon. a reply within the statutory minimum of third period will apply and will expire SIX (6) MON statute, cause the application to become AB	eply be timely filed y (30) days will be considered timely. THS from the mailing date of this communication. ANDONED (35 U.S.C. § 133).						
Status								
1) Responsive to communication(s) filed on	08 June 2005.							
	This action is non-final.							
3) Since this application is in condition for al	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims								
4a) Of the above claim(s) is/are wit 5)⊠ Claim(s) <u>7-11,18-20 and 24</u> is/are allowed 6)⊠ Claim(s) <u>5,12,14-16 and 21</u> is/are rejected 7)⊠ Claim(s) <u>2, 3, 6, 13, 14, 17, 22-23</u> is/are of	☑ Claim(s) <u>5,12,14-16 and 21</u> is/are rejected.							
Application Papers								
9)☐ The specification is objected to by the Exa	aminer.							
10)⊠ The drawing(s) filed on <u>03 March 2004</u> is/	10)⊠ The drawing(s) filed on <u>03 March 2004</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.							
Applicant may not request that any objection t	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the c	,	• • • • • • • • • • • • • • • • • • • •						
Priority under 35 U.S.C. § 119								
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
Attachment(s)								
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-94 Information Disclosure Statement(s) (PTO-1449 or PTO/S Paper No(s)/Mail Date 	8) Paper No(s	ummary (PTO-413))/Mail Date iformal Patent Application (PTO-152) 						

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1, 3, 12, and 14 are rejected under 35 U.S.C. 102(b) as being anticipated by Asami (U.S. Patent No. 4,437,072).

In reference to claim 1, Asami discloses in Figure 2 a clock lock detection circuit comprising: a first input indicating an edge of a first clock (S3); a second input indicating a corresponding edge of a second clock (S4) wherein the second clock is expected to be synchronized with the first clock with an allowable time difference; a difference generation module (11) for generating a difference signal based on the time difference between the first and second inputs; and a voltage divider module having a CMOS inverter (12) for receiving the difference signal and generating an indication voltage which varies based on a change of the time difference between the first and second inputs. The same applies to claim 12.

In reference to claim 4, Asami discloses in Figure 2 wherein the circuit further comprises a voltage comparator (21) for comparing the indication voltage against a predetermined threshold voltage for generating a lock signal. The same applies to claims 15 and 21.

In reference to claim 5, Asami further discloses in Figure 2 that the voltage comparator (21) is a Schmitt trigger. The same applies to claim 16.

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Page 3

3. Claims 1 and 12 are rejected under 35 U.S.C. 102(e) as being anticipated by Kim (U.S. Patent No. 6,566,920).

In reference to claim 1, Kim discloses in Figure 3 a clock lock detection circuit comprising: a first input indicating an edge of a first clock (UP); a second input indicating a corresponding edge of a second clock (DN) wherein the second clock is expected to be synchronized with the first clock with an allowable time difference; a difference generation module (NOR) for generating a difference signal based on the time difference between the first and second inputs; and a voltage divider module having a CMOS inverter (INV) for receiving the difference signal and generating an indication voltage which varies based on a change of the time difference between the first and second inputs. The same applies to claim 12.

Allowable Subject Matter

- 4. Claims 7-11, 18-20, and 24 are allowed.
- 5. Claims 2-3, 6, 13-14, 17, and 22-23 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Application/Control Number: 10/792,006

Page 4

Art Unit: 2816

6. The following is a statement of reasons for the indication of allowable subject matter: Claims 2, 13, and 22-23 would be allowable because the closest prior art of record fails to disclose a circuit as shown in Figure 2 wherein the voltage divider module (206, 212) has a capacitor (212) in combination with the rest of the limitations of the base claims and any intervening claims. Claims 3 and 14 would be allowable because the closest prior art of record fails to disclose a circuit as shown in Figure 2 wherein the difference generation module is an XOR gate (202) in combination with the rest of the limitations of the base claims and any intervening claims. Claims 6 and 17 would be allowable because the closest prior art of record fails to disclose a circuit as shown in Figure 2 wherein the circuit further comprises a buffer module (216) passing the lock signal in combination with the rest of the limitations of the base claims and any intervening claims.

7. The following is an examiner's statement of reasons for allowance: Claims 7-11, 18-20, and 24 are allowed because the closest prior art of record fails to disclose a circuit as shown in Figure 2 wherein the circuit includes a voltage divider module (206, 212) containing a capacitor (212) for receiving the difference signal and generating an indication voltage which varies due to a charging and discharging process (performed by inverter 206) of the capacitor (212); and a voltage comparator (214) for comparing the indication voltage against a threshold voltage in combination with the rest of the limitations of the base claims and any intervening claims.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably

Application/Control Number: 10/792,006 Page 5

Art Unit: 2816

accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Cassandra Cox whose telephone number is 571-272-1741. The examiner can normally be reached on Monday-Thursday from 7:00 AM to 4:30 PM and on alternate Fridays 7:00 AM to 3:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 571-272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

CC

August 17, 2005

SUPERVISORY PATENT EXAMINER